

DEVICE OPERATION

Data is stored in SNOS memory transistors by applying positive writing pulses that selectively tunnel charge into the nitride at the gate of the transistor. When the writing voltage is removed, the charge trapped in the nitride results in a positive shift in the threshold of the selected SNOS transistor. A negative bias across SNOS transistors reverses this process resulting in a negative shift in threshold for data erasure.

The memory stores sixteen words of sixteen bits each. All functions except the block erase are selected by a 3-bit parallel control code. The clock line is used to strobe these codes and to serially shift data and addresses.

READ CYCLE

Read-out is done in three steps. First, the 4-bit serial address is shifted in on the I/O Pin and into the address register while the Serial Address In code is applied to the three control pins. Next, the Read instruction is strobed in using one clock pulse. This will read the word from the location in the address register and place it into the data register. Finally, while applying the Serial Data Out code, data is shifted out with 16 WRITE CYCLE totare neg said direction is yet vite mater.

To write new data in, first the address must be changed if the location is different than that in the address register. Then, while applying the Serial Data In code, data is shifted into the data register with 16 clock cycles (unless data to be written is already in the register). Next, the Word Erase code is applied and, after erase time te min., the Write code is applied and held for at least tw min.

When a Read mode immediately follows a Word Erase or Write mode (for the same memory location), one of two options must be used in order to ensure a valid Read operation:

Option 1: Maintain a Read mode (CTR3 = 0, CTR2 = 1, CTR1 = 1) for at least two clock cycles before implementing the Serial Data Out mode (1,1,0).

Option 2: Place the device in a Standby mode (0,0,0 or 1,1,1) for at least one clock cycle before implementing the Read mode (0,1,1).

BLOCK ERASE

The entire memory is erased when BE is held high for te min. To ensure a proper Block Erase, the clock should he held low for the entire erase cycle, and the mode of operation prior to the Block Erase should be either Standby (0,0,0 or 1,1,1), Read (0,1,1), Serial Data In (1,0,1) or Serial Address In (0,0,1). A twalt time (defined as the negative edge of BE to the positive edge of the clock) of 8 μ s must be observed if a Read mode is to immediately follow a Block Erase.

STANDBY

Both Standby codes produce the same results. The memory is placed in an inactive state, the I/O is in a high-impedance state and the clock will have no effect on the device.

PIN DESCRIPTION

CLK - The clock signal is active high, and used for shifting addresses and data into their respective registers

I/O - The I/O pin is used for inputting data and addresses, and outputting data.

CE - Chip enable is active low, and when high will block the clock signal and put the I/O pin into a highimpedance state. It should be noted that when CE is high, the device is not automatically placed into a

BE - Block erase is active high and used to clear the entire memory. To accomplish block erase, the BE Pin must be held high for te. This pin can be tied to Vss during normal operation.

MEMORY I

The NCR 528 to be projecte gorithm is ava

COMMENT

- The device
- Erased sta
- In order to
- CS

MODE SE

Mode	
Standl	ру
Word	Erase
Write	
Serial	Data
Serial	Addr
Serial	Data
Read	
Ctond	h

RECOM

Symbol
Vcc
VIH
VIL
TA

NOTE 1. VCC

STATIC RECOM

1	
man man	Symbol
-	IIN
Same of	ICC
and the	VOL
1	VOH
	TS

MEMORY MARGINING

The NCR 52801 supports margining of the memory transistors. Memory margining allows device retention time to be projected for the purpose of device evaluation. An application note describing the memory margining algorithm is available.

COMMENTS

unnel apped

bias sure.

re se-

t data

he ad-

strucer and

ith 16

cation),

before

e clock ould be IT time a Read

) is in a

egisters

a highed into a e BE Pin

ddress a level ock cy-

d, after

imple-

- The device should not be in the programming mode (i.e. Erase or Write) during power-up or power-down.
- Erased state results in logical zero at I/O during data output.
- In order to protect data during power-up or power-down, one of the following conditions must exist:
 - CS held high
- Control Lines held low
- CLK held low
- Control Lines held high

MODE SELECTION

Mode	CTR3	CTR2	CTR1
Standby	1	1,00	1
Word Erase	1	0	0
Write	0	14	0
Serial Data Out	1	1	0
Serial Address In	0	0	1
Serial Data In	1	0	1
Read	0	_1_	11
Standby	0	0	0

ABSOLUTE MAXIMUM RATINGS

Voltage on Any Pin	
	.+8 to -0.5V
Relative to vss	XSTOL
Storage Temperature (Without	
Data Retention)	65 to +150°C

Stress above "absolute maximum ratings" may result in damage to the device. Functional operation of devices at the "absolute maximum ratings" or above the recommended operational limits stipulated elsewhere in this specification is not implied.

RECOMMENDED OPERATING CONDITIONS

COM	MENDED OF LINATING CONST.		528	01	Patrill.	528	011	Units
	DEF.	Min	Тур.	Max.	Min.	Тур.	Max.	01111
Symbol	Parameter	1.5		5.5	4.5	5.0	5.5	V
VCC	Supply Voltage. (See NOTE 1)	4.5	5.0	V3.5 bns	BING W	8.0.0	TVUL BITT	V
		2.0		VCC + 1	2.0	as nil	VCC + 1	98
VIH	Input High Voltage	-0.1	883 SO 72	0.8	-0.1	7 3 5 3	0.8	V
V _{IL}	Input Low Voltage Ambient Temperature	0		70	-40	6.5550	85	°(

NOTE 1. V_{CC} must be applied at least $100\mu s$ before proper operation is achieved.

STATIC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS

	WILITOLD OF LITTLE	LLI NGUUT*		528	01		528	011	Units
	Parameter	Condition	Min	Тур.	Max.	Min.	Тур.	Max.	0,,,,,
Symbol	1.477		1	-	10	A	and the second	10	μΑ
IN ICC VOL VOH	Input Current VCC Supply Current Output Low Voltage Output High Voltage Non-Volatile Data Storage Time	$\begin{aligned} &V_{in} = 0 \text{ TO V}_{CC} \\ &V_{CC} = 5.5V \\ &I_{OL} = 1.6 \text{ mA} \\ &I_{OH} = -0.1 \text{ mA} \\ &Following Min. Erase \\ &\text{and Write Timings,} \\ &N_{EW} \leqslant 10^4 \text{ Cycles} \end{aligned}$	2.4 10	P OTROK	15 0.4	2.4		20 0.4	V V Yr.

NCR

AC CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS


Symbol	Parameter	Min.	Тур.	Max.	
t _E	Erase Time	100	тур.	Max.	Uni
tw	Write Time	10	Series and a	Jr E518 11	ms
tCHCL	Clock High Level Hold Time	4	Stall arm of	50	ms
tCLCH	Clock Low Level Hold Time	TI diereanyee	a out of all	10	μs
t _R	Clock Rise Time	4	of the street	Contract Contract	μs
tF	Clock Fall Time	5	was standing for the	1000	ns
tSLCH	Chip Select Setup	5	d familian	1000	ns
tCLSH	Chip Select Hold	50 PRESE 1981	METAL PA		μs
tCHQV	Data Out Delay	1	MoTNext,		μs
t _{AVCL}	Address In Setup	A. He knowen	in the act	1.00	μs
†DVCL	Data In Setup	Pale Co Teach	dam is	Day full s	μs
tCLDX	Data In Hold	1	9/14	J14 - 121.42	μs
tCTRVCH	Control Setup	200	rato I	Transfer of Congress	ns
	and the second s				μS
tCTRX	Control Hold	50	Date Started	androws.	ns
tCHQZ	Data Off Time From Clock	A Marchael		3	μs
tSLQX	Chip Select Low to Output Active	(F) \A32 - C vas		2	μS
tSHQZ	Chip Select High to Output Inactive			2	E1875 18
NE/W	Number of Erase/Write Cycles (See NOTE 2)	The state of the	0	104	μs cycle

NOTE 2. The specified maximum of 10⁴ cycles will ensure a T_S min. of 10 years, increasing N_{E/W} beyond 10⁴ cycles will degrade T_S logarithmically.

A.C. TEST CONDITIONS

Input Timing Levels: 0.8 Volts and 2.0 Volts
Output Timing Levels: 0.8 Volts and 2.0 Volts
Input Rise and Fall Times (except Clock): 20 ns
Input Pulse Levels: 0.45 Volts and 2.4 Volts

TEST LOAD CIRCUIT



WAVE FOR

SERIAL AD

READ AND

tCTRVCHCTR1, —
CTR2,
CTR3


NDITIONS

	Unit	1
34	ms	
	ms	8
	μs	
	μs	
	ns	
	ns	
	μs	
	ns	
	μs	
	ns	
	μS	
	μs	
	μs	
	cycles	


 $2k\Omega$

WAVEFORMS


CLOCK CYCLE DETAIL




SERIAL ADDRESS IN



READ AND SERIAL DATA OUT



NCR




MEC

CEF

PL

ERASE WRITE SEQUENCE



BLOCK ERASE

